Please type a	olus sign	(+) inside	this box →	ı

PTO/SB/08A (10-96)
Approved for use through 10/31/99. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE to a collection of information unless it displays a valid OMB control number.

Under the Paperwork Reduction Act of 1995, no persons are required to respond

"TRADE						
Substitute for form 1449B/PTO				Complete if Known		
				Application Number	10/720,672	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			N DISCLOSURE	Filing Date	November 25, 2003	
			BY APPLICANT	First Named Inventor	NOVAKOVSKY, Alexander	
			• •	Group Art Unit	2185 2825	
(use as many sheets as necessary)		Examiner Name	Not yot known TUYEN TO			
Sheet	1	of	1	Attorney Docket Number	P-5667-US	
-						

NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No.'	Include name of the author (in CAPITAL LETTERS), title of the article (where appropriate), title of the Item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²	
TT	A 	Jolly, Simon; Parashkevov, Atanas; McDougall, Tim: "Automated Equivalence Checking of Switch Level Circuits", pgs. 299-304; DAC 2002, June 10-14, 2002, New Orleans, Louisiana, USA		
TT	В	Kuehlmann, A.; Srinivasan, A.: "Verity - a formal verification program for custom CMOS circults": IBM Journal of Research & Development, Jan-Mar 95, Vol. 39, Issue 1 of 2, p. 149, 17p., 3 charts, 9 diagrams		
TT	С	Fischer et al. "Abstraction of Schematic to High Level HDL. Design", Technology, Intel Israel (74) Ltd. ICCAD 1990, pp. 90-96		
TT	D	Kam et al., "Comparing Layouts with HDL Models: A Formal Verification Technique", IEEE,		
T	Ε	Kam et al., "State Machine Abstraction from Circuit Layouts using BDD's: Application in Verifications and Synthesis", IEEE, 1992, pp. 92-97		
70	F	Lester et al.: LIP6/ASIM Laboratory, University Pierre et Marie Curie-Paris: "Yagle, a second generation functional abstractor for CMOS VLSI Circuits", 1998, pp. 265-268		
75	G	Bryant: "Boolean analysis of MOS circuits.", IEEE Transaction on computer-aided design, Vol. CAD-6, No. 4 July, 1987, pp. 634-649		
が	н	Bryant, "Extraction of gate level models from transistor circuits by four valued symbolic analysis", IEEE, 1991, pp. 350-353		
,				

Examiner Signature	Treyen to	Date Considered	10/20/2005

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

[•] EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered include copy of this form with next communication to applicant.

^{&#}x27; Unique citation designation number 2 Applicant is to place a check mark here if English language Translation is attached